| REACH SVHC Compliance | No SVHC |
|---|---|
| Number of Bits | 1 |
| Number of Circuits | 1 |
| Number of Gates | 1 |
| Lifecycle Status | Active |
| Operating Temperature | -40.0 °C to 85.0 °C |
| Case/Package | SOT-23 |
| Lead-Free Status | Lead Free |
| Output Current | 32.0 mA |
| Number of Pins | 6 |
| Quiescent Current | 10.0 µA (max) |
| RoHS | Compliant |
| Supply Voltage (DC) | 1.65 V to 5.50 V |
| Propagation Delay Max (tpd) | 3.50 ns |
| Output Current Drive | -1.00 mA |
| Voltage Nodes | 1.80 V, 5.00 V, 3.30 V, 2.50 V |
| Packaging | Cut Tape (CT), Tape & Reel (TR) |
| Mounting Style | Surface Mount |
Logic
| Manufacturer | Texas Instruments |
|---|---|
| Manufacturer Part Number | SN74LVC1G11DBVR |
| Description | IC GATE AND 1CH 3-INP SOT-23-6 |
| Stock Code | W006359 |
| Download |  Technical Datasheet |
The SN74LVC1G11DBVR is a Single 3-input Positive-AND Gate performs the Boolean function in positive logic. NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. ESD protection exceeds JESD 22, 2000V human-body model (A114-A), 200V machine model (A115-A) and 1000V charged-device model (C101).
- Supports 5V VCC operation
- Inputs accept voltages to 5.5V
- Maximum TPD of 4.1ns at 3.3V
- Low power consumption, 10µA maximum ICC
- ±24mA Output drive at 3.3V
- Ioff supports partial power-down mode operation
- Latch-up performance exceeds 100mA per JESD 78, class II
- Green product and no Sb/Br
Related products
- Logic
Texas Instruments SN74LVC1T45DCKT
The SN74LVC1T45DCKT is a single-bit non-inverting Bus Transceiver uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.65 to 5.5V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.65 to 5.5V. This allows for universal low-voltage bidirectional translation between any of the 1.8, 2.5, 3.3 and 5V voltage nodes. It is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ. It is designed so that the DIR input is powered by VCCA.
- Fully configurable dual-rail design allows each port to operate over 1.65 to 5.5V power supply range
- VCC Isolation Feature, If Either VCC Input Is at GND, Both Ports Are in High-Impedance State
- DIR Input Circuit Referenced to VCCA
- Low-power Consumption, 4µA Maximum ICC
- ±24mA Output Drive at 3.3V
- Ioff Supports Partial-power-down Mode Operation
- 420Mbps(3.3 to 5V Translation) 210Mbps(Translate to 3.3V), 75Mbps (Translate to 1.8V) max data rates
- Latch-up Performance Exceeds 100mA Per JESD 78, Class II
- Green Product, No Sb/Br
SKU: W001913 - Logic
Texas Instruments SN74LVC1G74DCTR
The SN74LVC1G74DCTR is a single positive-edge-triggered D-type Flip-flop is designed for 1.65 to 5.5V VCC operation. A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- Supports down translation to VCC
- ±24mA Output drive at 3.3V
- Ioff Supports live insertion, partial-power-down mode and back-drive protection
- Latch-up performance exceeds 100mA per JESD 78, class II
- Green product and no Sb/Br
SKU: W008690 - Logic
Texas Instruments SN74LVC1G332DBVR
The SN74LVC1G332DBVR is a single 3-input positive-OR Gate. The device performs the Boolean function in Y = A + B + C or (A\ • B\ • C\)\ positive logic. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- ±24mA Output drive at 3.3V
- 10µA Maximum ICC low power consumption
- Inputs accept voltages to 5.5V
- Maximum tpd of 4.5ns at 3.3V
- Ioff supports live insertion, partial power down mode and back drive protection
- Supports down translation to VCC
- ESD protection exceeds JESD 22
- Latch-up performance exceeds 100mA per JESD 78, Class II
- Green product and no Sb/Br
SKU: W006358 - Logic
CD74HC244E IC BUFF/DVR TRI-ST DUAL 20DIP
The CD74HC244E is an inverting three-state Buffer has two active-low output enables. The CD74HC244 is high speed CMOS logic buffer has two active-low output enables. It offers high noise immunity of NIL = 30%, NIH = 30% of VCC at VCC = 5V and AC types feature 1.5 to 5.5V operation and balanced noise immunity at 30% of the supply.
- Buffered inputs
- High-current bus driver outputs
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Standard outputs – 10 LSTTL loads
- Bus driver outputs – 15 LSTTL loads
SKU: W007177 - Logic
NXP Semiconductors 74HC74N
The 74HC74N is a dual D-type positive-edge-triggered Flip-flop with clear and preset. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D-input can be changed without affecting the levels at the outputs.
- Wide operating voltage range
- Outputs can drive up to 10 LSTTL loads
- Low power consumption
- 15ns Typical TPD
- ±4mA Output drive at 5V
SKU: W002902
