| Output Current | 20.0 µA, 20.0 µA |
|---|---|
| Number of Bits | 4 |
| Mounting Style | Surface Mount |
| Lifecycle Status | Active |
| Lead-Free Status | Lead Free |
| Case/Package | TSSOP |
| Data Rate | 100 Mbps |
| Operating Temperature | -40.0 °C to 85.0 °C |
| Number of Pins | 14 |
| Supply Voltage (DC) | 1.20 V to 5.50 V |
| Supply Current | 5.00 µA |
| RoHS | Compliant |
| Rise Time | 700 ps |
| REACH SVHC Compliance | No SVHC |
| Packaging | Cut Tape (CT), Reel, Tape & Reel (TR) |
| Number of Circuits | 1 |
Logic
| Manufacturer | Texas Instruments |
|---|---|
| Manufacturer Part Number | TXB0104PWR |
| Description | IC VOLT-LEVEL TRANSLATOR 14TSSOP |
| Stock Code | W017007 |
| Download |  Technical Datasheet |
The TXB0104PWR is a 4-bit non-inverting translator IC uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2 to 3.6V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.65 to 5.5V. This allows for universal low-voltage bidirectional translation between any of the 1.2, 1.5, 1.8, 2.5, 3.3V and 5V voltage nodes. VCCA should not exceed VCCB. When the output-enable (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull-down resistor, the minimum value of the resistor is determined by the current-sourcing capability of the driver. It is designed so that the OE input circuit is supplied by VCCA.
- 1.2 to 3.6V on A Port and 1.65 to 5.5V on B Port (VCCA<=VCCB)
- VCC Isolation Feature – If Either VCC Input Is at GND, All Outputs are in High-Impedance State
- OE Input Circuit Referenced to VCCA
- Low-power Consumption, 5µA Maximum ICC
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-up Performance Exceeds 100mA Per JESD 78, Class II
- Green Product, No Sb/Br
Related products
- Logic
Texas Instruments SN74LVC1G74DCTR
The SN74LVC1G74DCTR is a single positive-edge-triggered D-type Flip-flop is designed for 1.65 to 5.5V VCC operation. A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- Supports down translation to VCC
- ±24mA Output drive at 3.3V
- Ioff Supports live insertion, partial-power-down mode and back-drive protection
- Latch-up performance exceeds 100mA per JESD 78, class II
- Green product and no Sb/Br
SKU: W008690 - Logic
Texas Instruments SN74LVC1G00DBVR
The SN74LVC1G00DBVR is a Single 2-input Positive-NAND Gate, designed for 1.65 to 5.5V VCC operation. The SN74LVC1G00DBVR performs the Boolean function Y = A x B or Y = A + B in positive logic. The CMOS device has high output drive while maintaining low static power dissipation over a broad VCC operating range. ESD protection exceeds JESD 22, 2000V human-body model (A114-A) and 1000V charged-device model (C101).
- Supports 5V VCC operation
- Inputs accept voltages to 5.5V
- Provides down translation to VCC
- Maximum TPD of 3.8ns at 3.3V
- Low power consumption, 10µA maximum ICC
- ±24mA Output drive at 3.3V
- Ioff supports live insertion, partial power-down mode operation and back-drive protection
- Latch-up performance exceeds 100mA per JESD 78, class II
- Green product and no Sb/Br
SKU: W007164 - Logic
Texas Instruments SN74HC595N
The SN74HC595N device contain an 8 bit serial in, parallel out shift register that feeds an 8 bit D type storage register. The storage register has parallel 3 state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and serial outputs for cascading. When the output-enable (OE) input is high, the outputs are in the high-impedance state. Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.
- 8 bit serial-in, parallel-out shift
- Wide operating voltage range of 2V to 6V
- High current 3 state outputs can drive up To 15 LSTTL loads
- Low power consumption: 80µA max.
- ±6-mA output drive at 5V
- Low input current: 1µA max.
- Shift register has direct clear
SKU: W006344 - Logic
NXP Semiconductors 74HC74N
The 74HC74N is a dual D-type positive-edge-triggered Flip-flop with clear and preset. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D-input can be changed without affecting the levels at the outputs.
- Wide operating voltage range
- Outputs can drive up to 10 LSTTL loads
- Low power consumption
- 15ns Typical TPD
- ±4mA Output drive at 5V
SKU: W002902 - Logic
Texas Instruments SN74LVC1G08DBVR
The SN74LVC1G08DBVR is a single 2-input positive-AND gate IC, designed for 1.65 to 5.5V VCC operation. The device performs the Boolean function or in positive logic. The CMOS device has high output drive while maintaining low static power dissipation over a broad VCC operating range.
- Supports 5V VCC Operation
- Input Accepts Voltage to 5.5V
- Provides Down Translation to VCC
- 3.6ns at 3.3V Maximum Propagation Delay Time
- Low-power Consumption, 10µA Maximum ICC
- ±24mA Output Drive at 3.3V
- Ioff Supports Live Insertion, Partial-power-down Mode and Back Drive Protection
- Latch-up Performance Exceeds 100mA Per JESD 78, Class II
- Green Product, No Sb/Br
SKU: W006355
