| Number of Pins | 14 |
|---|---|
| Packaging | Tube |
| Output Current | 5.20 mA |
| Polarity | Inverting, Non-Inverting |
| REACH SVHC Compliance | No SVHC |
| Supply Voltage (DC) | 6.00 V (max), 2.00 V (min) |
| RoHS | Compliant |
| Operating Temperature | 125 °C (max) |
| Number of Gates | 2 |
| Frequency | 76.0 MHz |
| Case/Package | DIP |
| Lead-Free Status | Lead Free |
| Mounting Style | Through Hole |
| Number of Circuits | 2 |
| Number of Bits | 1 |
Logic
| Manufacturer | NXP Semiconductors |
|---|---|
| Manufacturer Part Number | 74HC74N |
| Description | DUAL D FLIP-FLOP PRS. DIP |
| Stock Code | W002902 |
| Download |  Technical Datasheet |
The 74HC74N is a dual D-type positive-edge-triggered Flip-flop with clear and preset. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D-input can be changed without affecting the levels at the outputs.
- Wide operating voltage range
- Outputs can drive up to 10 LSTTL loads
- Low power consumption
- 15ns Typical TPD
- ±4mA Output drive at 5V
Related products
-
Logic
Texas Instruments 74HC74N
The CD74HC74E is a high speed CMOS logic dual positive-edge-triggered D-type Flip-flop with set and reset. The HC74 utilizes silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. It exhibits the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads. This flip-flop has independent DATA, SET\, RESET\ and CLOCK inputs and Q and Q\ outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. SET\ and RESET\ are independent of the clock and are accomplished by a low level at the appropriate input.
- Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times
- Asynchronous reset
- Complementary outputs
- Buffered inputs
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- ±20mA DC input/output diode current
- ±25mA DC drain current
SKU: W006370 -
Logic
Texas Instruments SN74LVC1G00DBVR
The SN74LVC1G00DBVR is a Single 2-input Positive-NAND Gate, designed for 1.65 to 5.5V VCC operation. The SN74LVC1G00DBVR performs the Boolean function Y = A x B or Y = A + B in positive logic. The CMOS device has high output drive while maintaining low static power dissipation over a broad VCC operating range. ESD protection exceeds JESD 22, 2000V human-body model (A114-A) and 1000V charged-device model (C101).
- Supports 5V VCC operation
- Inputs accept voltages to 5.5V
- Provides down translation to VCC
- Maximum TPD of 3.8ns at 3.3V
- Low power consumption, 10µA maximum ICC
- ±24mA Output drive at 3.3V
- Ioff supports live insertion, partial power-down mode operation and back-drive protection
- Latch-up performance exceeds 100mA per JESD 78, class II
- Green product and no Sb/Br
SKU: W007164 -
Logic
Texas Instruments SN74LVC1G32DBVR
The SN74LVC1G32DBVR is a Single 2-input Positive-OR Gate, designed for 1.65 to 5.5V VCC operation. The SN74LVC1G32DBVR device performs the Boolean function Y = A + B or Y = A\ + B\ in positive logic. The CMOS device has high output drive while maintaining low static power dissipation over a broad VCC operating range. ESD protection exceeds JESD 22, 2000V human body model (A114-A), 200V machine model (A115-A) and 1000V charged-device model (C101).
- Supports 5V VCC operation
- Inputs accept voltages to 5.5V
- Supports down translation to VCC
- Maximum TPD of 3.6ns at 3.3V
- Low power consumption, 10µA maximum ICC
- ±24mA Output drive at 3.3V
- Ioff supports live insertion, partial-power-down mode and back-drive protection
- Latch-up performance exceeds 100mA per JESD 78, class II
- Green product and no Sb/Br
SKU: W006357 -
Logic
Texas Instruments SN74HC112N
The SN74HC112N is a dual negative-edge-triggered J-K Flip-flop with clear and preset. A low level at the preset (PRE\) or clear (CLR\) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE\ and CLR\ are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the CLK pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. This versatile flip-flop performs as toggle flip-flop by tying J and K high.
- Outputs can drive up to 10 LSTTL loads
- 13ns Typical tpd
- ±4mA Output drive at 5V
- 1µA Maximum low input current
- 40µA Maximum low power consumption
SKU: W007161
